



Compal Confidential


BAV00 / BAV10 MB Schematic Document

LA-D051P


Rev: 1.0
2015.07.15

Security Classification		Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Cover Sheet	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-C071P	0.2
Date: Tuesday, July 28, 2015				Sheet 1 of 55	

Skylake U_2+2 Block Diagram



(Blanking)




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	Notes List
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-C071P	0.2
				Date: Tuesday, July 28, 2015	Sheet 3 of 55

Vinafix.com

(Blanking)

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2013/11/19	Deciphered Date	2015/12/31	Title	Power MAP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.2
Date: Tuesday, July 28, 2015		Sheet 4 of 55			



(Blanking)



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	Power Sequence
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.2
				Date: Tuesday, July 28, 2015	Sheet 5 of 55

Main Func : CPU



	Ext. PU_2.2K	N.C
DDPB_CTRLDATA	Enable DDI1	X
DDPC_CTRLDATA	Enable DDI2	X





Security Classification		Compal Secret Data				Compal Electronics, Inc.							
Issued Date		2014/05/19		Deciphered Date		2015/12/31		Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								SKL-U(1/12)DDI,MSIC,XDP,EDP					
								Rev		0.2			
								Document Number		LA-C071P			
Date:								Tuesday, July 28, 2015		Sheet		6 of 55	

Interleaved Memory

Vinafix.com




Main Func : CPU



*****ONLY*****

From WW36 MOW for SKL-U ES sample



SMB_ALERT#








TLS Confidentiality	
1	Enable (for iAMT)
0	Disable (Default)

SML0_ALERT#

EC interface	
1	ESPI mode
0	LPC mode (Default)

SML1_ALERT#


EXI BOOT STALL BYPASS	
1	Enable
0	Disable (Default)




SMB -> XDP, DDR Strap Pin

Strap Pin


SML1 -> EC,DGPU Strap Pin



Single SPI ROM_CS#0





16M SPI ROM (Confirmed by BIOS RD)




<< JC1 colay UC2 >>

ROM Socket



Main Func : CPU



NRB_BIT

NO REBOOT	
1	Reboot Disable
0	Reboot Enable (Default)

Enable No Reboot Mode. (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/IDP.

GPIO1 MOSI (AN5)

BOOT BIOS STRAP (BBS)	
1	LPC mode
0	SPI mode (Default)












Figure 64-1. Embedded Location - Host and ISH Connectivity






PROJECT ID	PROJECT_ID2	PROJECT_ID1
*BAV00	0	0
Reserved	0	1
Reserved	1	0
Reserved	1	1

BOARD ID	BOARD_ID3	BOARD_ID2
*BAV00	0	0
Reserved	0	1
Reserved	1	0
Reserved	1	1


*** Pin definition was defined by Customer ***

Win7 Debug solution



VRAM ID (PCBA VRAM Size Config.)	VRAM_ID2	VRAM_ID1
UMA	0	0
2G	0	1
4G	1	0
Reserved	1	1

Main Func : CPU



Follow 545659_SKL_PCH_LP_EDS_Rev1_0

Table 1-3. PCH-LP HSIO Detail


SKU	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Base-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe	PCIe	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	SATA	SATA	PCIe/ LAN	PCIe/ LAN	N/A	N/A
Premium-U	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	PCIe/ SATA	PCIe/ SATA
Premium-Y	USB 3.0/ OTG	USB 3.0/ SSIC	USB 3.0	USB 3.0	PCIe/ USB 3.0	PCIe/ USB 3.0	PCIe/ LAN	PCIe/ LAN	PCIe/ LAN	PCIe	PCIe/ SATA	PCIe/ SATA	PCIe/ LAN	PCIe/ LAN	N/A	N/A

There are 16 HSIO lanes on SKL PCH-LP U Series, supporting the following port configurations:

1. Up to 12 PCIe* lanes (multiplexed with USB 3.0 ports, SATA Ports)
 - Only a maximum of 6 PCIe* ports (or devices) can be enabled at any time.
 - Ports 1-4, Ports 5-8, and Ports 9-12, can each be individually configured as 4x1, 2x2, 1x2 + 2x1, or 1x4.
2. Up to 3 SATA ports (multiplexed with PCIe*)
 - SATA Port 1 has the flexibility to be mapped to either PCIe* Port 8 or Port 11.
3. Up to 6 USB 3.0 ports (multiplexed with PCIe*)
 - USB Dual Role (OTG) capability is available on USB 3.0 Port 1
 - One SSIC x1 port is multiplexed with USB 3.0 Port 2
4. One GbE lane
 - GbE can be mapped into one of the PCIe* Ports 3-5 and Ports 9-10
 - When GbE is enabled, there can be at most up to 5 PCIe* ports enabled.
5. Up to 2 Intel RST for PCIe* storage devices supported
 - Devices can be x2 or x4
 - Devices can be implemented on PCIe Ports 5-8 and Ports 9-12



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					SKL-U(7/12)PCIE,USB,SATA	
					Docu- ment Number	Rev
					LA-C071P	0.2
					Date: Tuesday, July 28, 2015	Sheet 10 of 55

Main Func : CPU



Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Document Number	
2014/05/19		2015/12/31		SKL-U(5/12)CLK,GPIO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Date		Rev	
Tuesday, July 28, 2015		Sheet 11 of 55		0.2	



Main Func : CPU



#545659 SKL_PCH_EDS_R0.7 P.84

11.7.3 Intel HD Audio link capabilities


- Two SDI signals to support two external codecs.
- Drives variable frequency (6 MHz to 24 MHz) BCLK to support:
 - SDO double pumped up to 48 Mb/s
 - SDI's single pumped up to 24 Mb/s
- Provides cadence for 44.1 kHz-based sample rate output.
- Supports 1.5V, 1.8V and 3.3V modes.



HDA SDOUT

Flash Descriptor Security override	
1	Disable
0	Enable (Default)

TOP Swap Override




Security Classification	Compal Secret Data			Compal Electronics, Inc. SKL-U(4/12)HDA,EMMC,SDIO,CSI2	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	Rev. 0.2
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. TO ANY OTHER DEPARTMENT OR DIVISION WITHOUT THE WRITTEN PERMISSION OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date: Tuesday, July 28, 2015 Customer:	Document Number LA-C071P
				Sheet 12 of 55	

Main Func : CPU

CFG Configuration Signals		
CFG0	Stall reset sequence after PCU PLL lock until de-asserted	1 = Normal Operation ; No Stall (Default)
		0 = Stall
CFG4	eDP enable	1 = Disable (Default)
		0 = Enable

** CFG2 , 5 , 6 , 7 for SKL-H CPU function **

CFG Signals
(For Strap & XDP)





For 2+3e Solution

PM_ZVM#
Zero Voltage Mode: Control Signal to OPC VR, when low OPC VR output is 0V.

PM_MSM#
Minimum Speed Mode: Control signal to VccEOPPIO VR (connected only in 2 VR solution for OPC).

Main Func : CPU


For CPU2+3e SKU



For CPU2+3e SKU


Security Classification		Compal Secret Data		Title	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-C071P	0.2
Date: Tuesday, July 28, 2015				Sheet	15 of 55

Main Func : CPU




+1.0V_PRIM TO +1.0V_VCCSTU

I (Max) : 0.04 A(+1.0V_VCCSTU)
RON(Max) : 25 mohm
V drop : 0.001 V +1.0V VCCSTU




+1.0V_PRIM TO +1.0VS_VCCSTG / +1.0VS_VCCIO

P I (Max) : 3 A(+1.0VS_VCCIO)
RON(Max) : 6.2 mohm
V drop : 0.019 V





Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	SKL-U(8/12)Power	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Release Document Number	Rev 0.2	
				LA-C071P		
				Date:	Tuesday, July 28, 2015	Sheet 16 of 55

Main Func : CPU



+1.0V_PRIM TO +1.0V_MPHYPLL


```
Intel_2015MOW_WW17 :
LPM mode is no support for SKL platform.
>>> Please short JP17 <<<
```




Security Classification	Compal Secret Data		Compal Electronics, Inc. SKL-U(9/12)Power	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title LA-C071P
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Document Number	Rev
			LA-C071P	0.2
Date:			Tuesday, July 28, 2015	Sheet 17 of 55

Main Func : SO-DIMM A

Reverse Type
2-3A to 1 DIMMs/channel




Layout Note: Place near JDIMM1	Note: Check voltage tolerance of VREF DQ at the DIMM socket
-----------------------------------	---



Layout Note:
Place near JDIMM1.203,204


Layout Note:
Place near JDIMM1.199



Address : 00

DDR_A_SA0

DDR_A_SA1



Place near to SO-DIMM connector.

Interleaved Memory

Compal Electronics, Inc.

DDR3L DIMMA

LA-C071P

Rev	0.2
-----	-----


Security Classification	Compal Secret Data		
Issued Date	2014/05/19	Deciphered Date	2015/12/31
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>			

Compal Electronics, Inc.			
Title			
DDR3L DIMMA			
EN Rev	28 Custom	Document Number	Rev
		LA-C071P	0.2
Date:	Tuesday, July 28, 2015	Sheet	18 of 55


Main Func : SO-DIMM B

Reverse Type

2-3A to 1 DIMMs/channel




Layout Note:
Place near JDIMM2





Layout Note:
Place near JDIMM2.203,204


Layout Note:
Place near JDIMM2.199




Address : 01



CAD NOTE
PLACE THE CAP NEAR TO
DIMM RESET PIN



Place near to SO-DIMM connector.




Place near to SO-DIMM connector.



Interleaved Memory

Security Classification		Compal Secret Data		Compal Electronics, Inc. DDR3L DIMMB	
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-C071P	Rev 0.2
Date: Tuesday, July 28, 2015				Sheet 19 of 55	

Screw Hole



H10 Delete.
Layout informed PCB vendor to do PTH solution.
(Function is same as beofre.)





CPU bracket



VGA stand-off




NGFF stand-off



SCALE 1.000


Main Func : RTC

RTC Battery



Security Classification		Compal Secret Data		Compal Electronics, Inc. Screw Hole	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev 0.1
				LA-B015P Date: Tuesday, July 28, 2015 Sheet 20 of 55	








Main Func : Audio




Place on the moat between GND & GNDA.

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	Audio Codec ALC3234	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				LA-B015P	0.1	
Date:				Tuesday, July 28, 2015	Sheet	21 of 55


+LAN_VDD33 rising time : >1ms and <100ms




Main Func : EC



Main Func : USB 3.0 Port




Main Func : USB 3.0 Port



Security Classification		Compal Secret Data		Title	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	USB3.0	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B015P	0.1
Date: Tuesday, July 28, 2015		Sheet 24 of 55			






LCD PWR CTRL




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/04/01	Deciphered Date	2015/04/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				LA-B015P	0.1
Date: Tuesday, July 28, 2015				Sheet	25 of 55

Vinafix.com

Place close to JHDMI



Vinafix.com



For Skylake


	US2	RS35	RS36	RS18	RS22	RS23	RS24	RS28
TI	SA00003ZX00	4.7K	4.7K	NC	NC	NC	NC	V
PARADE	SA00007JU00	7.5K	NC	V	V	V	NC	NC

Main Func : Keyboard


Power ON Circuit

ON/OFF switch


TOP Side





INT_KBD Connector




Key Board Back Light







Touch PAD




TP/PTP




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2014/04/01	Deciphered Date		2015/04/03	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETITIVE INFORMATION DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				FAN / TP / PWR SW / KBBL		
				Document Number		
				Rev		
				LA-B015P		
				Date: Tuesday, July 28, 2015		
				Sheet 29 of 55		




Main Func : DB CONN



IO to MB CONN
Substitute:SP01001FS00




LED/B TO M/B
SP01001A900



Security Classification	Compal Secret Data			Title
Issued Date	2014/04/01	Deciphered Date	2015/04/30	IO/B, LED/B
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number LA-B015P
Date: Tuesday, July 28, 2015				Rev 0.1
Sheet 31 of 55				

+5VS and +3VS switch



Vinafix.com





Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2014/04/01		Deciphered Date		2015/04/30		Title	
										DC/DC Interface	
										Document Number	
										LA-B015P	
										Date: Tuesday, July 28, 2015	
										Sheet 32 of 55	
										Rev 0.1	

Main Func : 3D Camera






Vendor	PS8713B	TI	Spec	schematic netname	3Vs	GND
1	VDD	VCC	Same			
2	B_EQ0	EQ1	LL: 9.5dB (default) LH: 13dB HL: 4.5dB HH: 7.7 dB	USB3_EQ1_P0	RI23	@ RI32
3	DE0	DE1	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_DE1_P0	RI26	@ RI35
4	EQ1	OS1	LL: 9.5dB LH: 13dB HL: 4.5dB HH: 7.7 dB	USB3_OS1_P0	RI22	@ RI40
5	PD#	EN_RXD	it can be left open	USB3_ERD_P0	RI44	@ RI48
6	B_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_P0_PIN6	RI53	@ RI49
7	REXT	NC	4.99K			RI56 4.99K
8	B_DE1	RX1+	Same			
9	B_DE1	RX1+	Same			
10	GND	GND	Same			
11	A_OUTa	TX2-	Same			
12	A_OUTb	TX2+	Same			
13	VDD	VCC	Same			
14	TST/NC	CM	4.7K ohm resistor for performance adjustment	USB3_CM_P0	RI42	@ RI46
15	A_EQ1	OS2	LL: 9.5 dB (default) LH: 13 dB HL: 2.7dB HH: 5 dB	USB3_OS2_P0	RI19	@ RI87
16	A_DE0	DE2	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_DE2_P0	RI20	@ RI31
17	A_EQ0	EQ2	LL: 9.5 dB (default) LH: 13 dB HL: 2.7dB HH: 5 dB	USB3_EQ2_P0	RI21	@ RI36
18	A_DE1	GND	LL: 3.5dB (default) LH: no DE HL: 2.7dB HH: 5 dB	USB3_P0_PIN18	RI52	@ RI50
19	A_DE1	RX2+	Same			
20	A_DE1	RX2+	Same			
21	GND	GND	Same			
22	B_OUTa	TX1-	Same			
23	B_OUTb	TX1+	Same			
24	I2C_EN	NC	this pin can be NC or connected to GND	NC		RI57



Layout request to swap pin !




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		3D CAMERA	
2014/04/01		2015/04/30		Document Number	
				LA-B015P	
				Date: Tuesday, July 28, 2015	
				Sheet 33 of 55	



DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2014/11/05	Deciphered Date	2014/12/15	PWR DCIN/BATT CONN/OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
Date: Tuesday, July 28, 2015				Sheet 34	of 55




DELL CONFIDENTIAL/PROPRIETARY

Compal Electronics, Inc.

PWR_3.3VALWP/5VALWP

LA-C761P

Date: Tuesday, July 28, 2015 Sheet 36 of 55




+1.0V_PRIM
 TDC 6.5 A
 Peak Current 9.3 A
 OCP Current 12 A Fix by IC
 TYP MAX
 Choke DCR 11.0mohm , 12.0mohm

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Title	
Issued Date	2014/11/05	Deciphered Date	2014/12/15	PWR +1VALWP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev X00(0.1)
Date: Tuesday, July 28, 2015				Sheet 38	of 55

TDC = 0.76A
Prak current : 1.096A
OCP : 3A
FB=0.6V



DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data			Compal Electronics, Inc. PWR +1.8V PRIM	
Issued Date	2014/11/05	Deciphered Date	2014/12/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF REPAIR EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev X000(1)
				Date: Tuesday, July 28, 2015	Sheet 39 of 55

Local sense put on HW site

+1.0V_VCCST

VCC_SA
Loadline : 10.3m-ohm

TDC 4A
Peak Current 4.5A
OCP current 7A
Choke DCR 12 +-5% ohm

VCCSA_B+ CPU_B+
PAD-OPEN1x1m

+3VS

+5VALW

VCCSA_B+

PR637 need close to PU602

+5VALW

PR654 need close to PU602

+5VALW

Local sense put on HW site

DELL CONFIDENTIAL/PROPRIETARY


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/05	Deciphered Date	2014/12/15	Title	PWR_VCC_SA
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Tuesday, July 28, 2015				Sheet	40 of 55

VCC_GT
Loadline : 3.1m-ohm
TDC 18A
Peak Current 31A
OCP current 40A
Choke DCR 0.66 +-7% ohm




Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date		2014/11/05	Deciphered Date	2014/12/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RES. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					PWR +VCC core and +VCC GT	
					Document Number	Rev
					X00(0.1)	
Date: Tuesday, July 28, 2015				Sheet	41	of 55



VCC_CORE Place on CPU
Back Side.
22U_0603 * 13 pcs +1U_0201*35 pcs
Primary Side.
22U_0603 * 20 pcs+330u_D2*2 pcs



VCC_SA Place on CPU
Back Side.
22U_0603 * 4 pcs + 1U_0201*7 pcs
Primary Side.
22U_0603 * 8 pcs



VCC_GT Place on CPU
Back Side.
22U_0603 * 13 pcs +1U_0201*12 pcs
Primary Side.
22U_0603 * 13 pcs +330u_D2*2 pcs



DELL CONFIDENTIAL/PROPRIETARY

Security Classification	Compal Secret Data	Issued Date	Deciphered Date	Title
2014/1/05	2014/12/15			
PWR CPU&VGA bulk and MLC				
Document Number				
Rev				
Date				
Version				
Sheet				
42				
55				




Version Change List (P. I. R. List)

Item	Page#	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	38	PWR	2015/04/27	COMPAL	reserve from EE request	add PR315 and net to POK	0.2
2	39	PWR	2015/04/27	COMPAL	reserve from EE request	add PR507 and net to POK	0.2
3	40	PWR	2015/04/27	COMPAL	add from RF request	pop PR627 and PC622	0.2
4	40	PWR	2015/04/27	COMPAL	abnormal shutdown when enter S3	change PU606.12 from +5VS to +5VALW	0.2
5	41	PWR	2015/04/27	COMPAL	abnormal shutdown when enter S3	change PU603.2 and PU605.2 net from +5VS to +5VALW change PU603.12 and PU605.12 net from +5VS to IMVP_VR_ON	0.2
6	39	PWR	2015/06/09	COMPAL	change from EE request	swap resister from PR504 to PR507	0.3
7	35	PWR	2015/06/09	COMPAL	change from EMI request	change PC2,PC4 from 100p to 0.1u	0.3
8	36	PWR	2015/06/09	COMPAL	change from EMI request	add PC765	0.3
9	34	PWR	2015/07/14	COMPAL	revise S5 power consumption issue	delete PQ1,PR2,PR5,PR7,PR10	
10				COMPAL			

DELL CONFIDENTIAL/PROPRIETARY

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2014/11/05	Deciphered Date	2014/12/15	Title	PWR Change list
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Date:	Tuesday, July 28, 2015
				Sheet	44 of 55

Main Func : dGPU





U1
S IC N16S-GM-S-A2 BGA 595P GPU A31 !
SA00008R81L



Table 3-16. PEX_IOVDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB26-64/GB2-64	1.0 μ F X65 0402	1	1	Under GPU
	4.7 μ F X65 0603	1	1	Near GPU
	10 μ F X5R 0805	1	1	Midway between GPU and Power Supply
	22 μ F X5R 0805	1	1	Midway between GPU and Power Supply
GB48-128/GB38-386	1.0 μ F X65 0402	4	4	Under GPU
	4.7 μ F X65 0603	2	2	Near GPU
	10 μ F X5R 0805	4	4	Midway between GPU and Power Supply
	22 μ F X5R 0805	4	4	Midway between GPU and Power Supply

Main Func : dGPU



GPU_Decoupling
CAPs @ Power
Page



Place under GPU

Place near GPU

Near Ball


N16S-GT-S-A2_BGA595

N16S-GT-S-A2_BGA595



N16S-GT-S-A2_BGA595

ns are configurable.

These pins are not connected on the substrate.
Therefore, XPWR pins can be assigned as needed,
to improve Top layer routing, power delivery.



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	NV(3/5)-POWER	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D. IT IS NOT TO BE REPRODUCED, COPIED, OR DISCLOSED TO ANY OTHER PERSON OR ORGANIZATION WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Form No.	Document Number	Rev
				Customer	LA-C071P	0.2
				Date:	Tuesday, July 28, 2015	Sheet 47 of 55



From DG-07158-001_v03_secured(NVIDIA Spec)

Table 6-2. Support Command Mapping by GPU Package


Packages	Supported CMD Mapping for DDR3	Benefits
GB2-64 GB2B-64 GB4B-128	D	Mode D is optimized for H16x using DDR3 memory in the BGA96 package and is supported for single rank designs. Using this mode will allow routing in four signal layers. This compact layout offers a high level of symmetry allowing higher speeds without requiring termination.
GB2-64 GB2B-64	E	Mode E is optimized for DDR3 dual rank designs.

Note:
1. Not including two additional layers for power planes.


Table 6-4. Mode E Command Mapping

N16x DDR3 Mode E	Rank 0		Rank 1	
	Data Bits [31:0]	Data Bits [63:32]	Data Bits [31:0]	Data Bits [63:32]
FBx_CMD0	ODT		ODT	
FBx_CMD1			CS1*	
FBx_CMD2	CS0*		CKE	
FBx_CMD3	CKE			
FBx_CMD4	A9	A9	A11	A11


N16x DDR3 Mode E	Rank 0		Rank 1	
	A6	A6	A7	A7
FBx_CMD5	A6	A6	A7	A7
FBx_CMD6	A3	A3	BA1	BA1
FBx_CMD7	A0	A0	A12	A12
FBx_CMD8	A8	A8	A8	A8
FBx_CMD9	A12	A12	A0	A0
FBx_CMD10	A1	A1	A2	A2
FBx_CMD11	RAS*	RAS*	RAS*	RAS*
FBx_CMD12	A13	A13	A14	A14
FBx_CMD13	BA1	BA1	A3	A3
FBx_CMD14	A14	A14	A13	A13
FBx_CMD15	CAS*	CAS*	CAS*	CAS*
FBx_CMD16		ODT		ODT
FBx_CMD17				CS1*
FBx_CMD18		CS0*		
FBx_CMD19		CKE		CKE
FBx_CMD20	RST	RST	RST	RST
FBx_CMD21	A7	A7	A6	A6
FBx_CMD22	A4	A4	A5	A5
FBx_CMD23	A11	A11	A9	A9
FBx_CMD24	A2	A2	A1	A1
FBx_CMD25	A10	A10	WE*	WE*
FBx_CMD26	A5	A5	A4	A4
FBx_CMD27	BA2	BA2		
FBx_CMD28	WE*	WE*	A10	A10
FBx_CMD29	BA0	BA0	BA0	BA0
FBx_CMD30			BA2	BA2
FBx_CMD31				
FBx_CMD32				
FBx_CMD33 ¹				
FBx_CMD34	DBG0 ²			
FBx_CMD35	DBG1 ²			



+3VS to +3VS_DGPU_AON



+1.35V_VDDQ to +1.35VS_VRAM

Table 5. EDP-Continuous³

Products	VRM Type	GPU Core		GPU FBIO		FB Total ^{1,5}		1.05V Total ²	3.3V Total
		(A)	(A)	(A)	(A)	(A)	(A)	(A)	(A)
N16S-GT	DDR3/L	26	1.37	1.33	2.32	2.12	0.79	0.06	
N16S-GM	DDR3/L	20	1.37	1.31	2.32	2.05	0.79	0.06	
N16S-LP	DDR3L	16	N/A	1.29	N/A	2.05	0.79	0.06	

Table 3-15. PCI Express Power Rails Specification

GPU Package	Power Rails	Voltage	Transient Noise
G82-64/ G82B-64	PEX_IOVDD/Q and PEX_PLLVDD	1.05 V ± 30 mV or 1.0 V ± 15 mV	100 mV pk-pk within 20 MHz (1.05V) 70 mV pk-pk within 20 MHz (1.0V)

Table 3-7. Power Rail Specification for DDR3 Frame Buffer Interface

Constraint Parameter	Requirement
FBVDDQ/FBVDD	1.5 V (DDR3) or 1.35V (DDR3L)
DC tolerance	± 3%
AC tolerance	Transient noise tolerance: 80 mV pk-pk within 20 MHz BW High frequency noise tolerance: 200 mV pk-pk within 1 GHz BW





Figure 18-7. Optimus Entry/Exit Timing Diagram

Table 18-1. Optimus Timing Parameters

Symbol	Description	Min	Max	Units
T0	PEX_RST# assertion to GPU_PWR_EN=0	>0	5	ms
T1	All GPU power rail up and stable to PEX_RST# de-assertion	0.1	5	ms

Chapter 3

- Added 1.0V support to PEX_VDD and all 1.05V Power Rails



Notes: - All 3.3V includes all rails powered at 3.3V
- PEX_VDD 1.05V includes all rails that are shared

Figure 3-7. Example of Power-Up Sequencing Order




Figure 18-15. GC6 2.0 Entry/Exit Sequence Timing Diagram

Table 18-3. GC6 2.0 Entry/Exit Sequence Timing Parameters

Symbol	Description	Min	Max	Unit
T0	GPU_EVENT# assertion period	0.001	H/A	ms
T1	3V3_MAIN_EN assertion to all power rails up and stable	0.04	4	ms














<49,53> FB_A_D[0..31]

<49,53> FB_A_DQM[3..0]

<49,53> FB_A_DQS[3..0]

<49,53> FB_A_DQS#[3..0]

7,53,54> FB_A_CMD[0..30]



A15 is not required for any x16 device, even up to 4Gb density.



A15 is only needed if we support x8 configurations, and only at 4Gb.



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2014/05/19	Deciphered Date	2015/12/31	Title	VRAM DDR3 A Lower	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	LA-C071P	Rev 0.2
				Date:	Tuesday, July 28, 2015	Sheet 51 of 55



Memory Partition A - Upper 32 bits [63..32]

Rank 0




Memory Partition A - Lower 32 bits [31..0]

Rank 1



PLACE 0.1uF CAPS CLOSEST TO THE MEMORY DEVICES
PLACE LARGER CAPACITORS SLIGHTLY FARTHER AWAY



PLACE 0.1uF CAPS CLOSEST TO THE MEMORY DEVICES
PLACE LARGER CAPACITORS SLIGHTLY FARTHER AWAY






Diagram illustrating the mapping of data segments to memory locations:

- Segment 1: Address range <49,52> mapped to FB_A_D[32..63]
- Segment 2: Address range <49,52> mapped to FB_A_DQM[7..4]
- Segment 3: Address range <49,52> mapped to FB_A_DQS[7..4]
- Segment 4: Address range <49,52> mapped to FB_A_DQS[7..4]
- Segment 5: Address range <49,51,52,53> mapped to FB_A_CMD[0..30]




PLACE 0.1uF CAPS CLOSEST TO THE MEMORY DEVICES

PLACE LARGER CAPACITORS SLIGHTLY FARTHER AWAY





A15 is not required for any x16 device, even up to 4Gb density.

A15 is only needed if we support x8 configurations, and only at 4Gb.



PLACE 0.1uF CAPS CLOSEST TO THE MEMORY DEVICES

PLACE LARGER CAPACITORS SLIGHTLY FARTHER AWAY



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2014/05/19		Deciphered Date		2015/12/31		Title	
								VRAM DDR3 A Lower	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number		Rev	
						LA-C071P		0.2	
Date: Tuesday, July 28, 2015						Sheet		54 of 55	